# A Fast Digital Phase Frequency Detector with Preset Word Frequency Searching in ADPLL for a UHF RFID Reader

Syaza Norfilsha Ishak Institute of Microengineering & Nanoelectronics (IMEN) Universiti Kebangsaan Malaysia Bangi, Malaysia syazanorfilsha@gmail.com

Nazrul Anuar Nayan Faculty of Engineering and Built Environment Universiti Kebangsaan Malaysia Bangi, Malaysia nazrul@ukm.edu.my Jahariah Sampe Institute of Microengineering & Nanoelectronics (IMEN) Universiti Kebangsaan Malaysia Bangi, Malaysia jahariah@ukm.edu.my

> Zubaida Yusoff Faculty of Engineering Multimedia University Cyberjaya, Malaysia zubaida@mmu.edu.my

Received: 15 July 2022 | Revised: 9 August 2022 | Accepted: 10 August 2022

Abstract-An All-Digital Phase-Locked Loop (ADPLL) is an architecture that is widely employed in the communication system due to the advancement of the Complementary Metal-Oxide-Semiconductor (CMOS) technology process. A 2.4GHz Radio Frequency Identification (RFID) system needs a frequency synthesizer in the local oscillator architecture of the transceiver to generate a stable frequency tuning range Therefore, in this paper, a Digital Phase-Frequency Detector (DPFD) is designed to achieve the phase and frequency acquisition in the ADPLL system. The proposed DPFD is divided into two main parts, the first is the Phase Detector (PD) and the second is the Frequency Detector (FD). The PD has managed to detect the presence of the phase difference by recognizing two different input signals. The FD, on the other hand, is capable to detect the higher frequency by identifying the output signals from the PD in digital formation. In addition, a control unit module is developed to control and adjust the Preset Word (PW) for the system by using a binary search scheme. Comparison results show that the final value of the PW from the simulation is the same as from the manual calculation (theoretical values). The digital PFD and the PW control modules are designed and simulated by using Verilog HDL code. These two designed modules will be integrated into the targeted ADPLL to achieve fast locking performance and ultra-low power for Ultra-High Frequency (UHF) RFID applications.

Keywords-RFID; all-digital PLL; ADPLL; digital PFD; frequency synthesizer; local oscillator; binary search

# I. INTRODUCTION

Internet-of-Things (IoT) is a main component of the application system of a smart city. Radio Frequency Identification (RFID) is one of the integration applications that work with the IoT that is widely employed in the biomedical

and healthcare industries. With the IoT, we can monitor a patient's health such and observing his severe or chronic disease [1] and tracking medical members and properties through smart application devices by using Wireless Sensor Network (WSN) nodes [2, 3] or RFID tags that are connected to the server. RFID is a system that aims to exchange identification information or data from the tag to the RFID reader through an RF transceiver antenna [4] to carry out specific applications based on the data stored in the tag [5]. Presently, RFID technology system devices have been developed to accommodate low-power devices with enhanced data transfer capabilities [6].

Figure 1 depicts the typical transceiver of the 2.4GHz RFID reader and includes some basic blocks such as an RF antenna, a receiver block, a transmitter block, a switch, and a Local Oscillator (LO). In the transceiver, the LO plays a crucial role in the architecture by providing the tuning frequencies for the transmitter and the receiver. Furthermore, in the 2.4GHz applications, a frequency synthesizer is required to produce a varying high-frequency range of the LO. PLL is commonly used in the frequency synthesizer. Based on the literature, the PLL is built either in analogue, mixed-analogue-digital, or fully digital. In the analogue PLL, the configuration typically consists of a Voltage-Controlled Oscillator (VCO), a Phase-Frequency Detector (PFD), an analogue Loop Filter (LF) [7] or a charge-pump loop filter [8], and a fractional divider at the feedback loop. Nevertheless, the trend of implementing the digital circuitry using the Very Large-Scale Integration (VLSI) is gradually increased due to the advancement of the CMOS technology process because of its advantages over the analogue counterparts [9], such as the fast acquisition of the phase and the frequency, the smaller size, and the low power

consumption. Besides, the ADPLL has a better performance of a less complex design, better jitter, high stability, and good locking-in time [10].



Fig. 1. RFID reader transceiver.

Currently, the advanced transceiver's requirement no longer can be met by the analogue PLL [11] because the analogue parts in the PLL are very sensitive to a wide range of design constraints as compared to the digital parts. For instance, the operating DC bias voltage shifts, the challenge of building Higher Order Filters (HOFs), the requirement for the initial and the recurring calibration for the devices, etc. [12]. On top of that, due to its low mobility process, the analogue part is typically difficult to reuse across process technologies. Nearly every analogue part needs to be modified or redesigned, and more advanced technology requirements to be implemented or imported for the sake of cost saving or performance enhancement. Furthermore, the fabrication of the analogue or mixed-analogue-digital devices is typically more expensive since the capacitors required for the analogue circuits require additional processing procedures. Thus, the transition of the analogue or mixed-analogue-digital PLL to the ADPLL gradually increases. The ADPLL is more desirable in deep submicron process technology and it is also much preferred in the RFID application system. It is because of the advancement of digital over analogue circuits in lower voltage operation and higher tolerance to the on-chip noise, where the low supply voltage and high noise immunity are very demanding [13-15]. The Process, Voltage, and Temperature (PVT) variations [16] form one crucial issue in the ADPLL design, especially in settling the time performance. However, the pre-setting and the estimating oscillator tuning word technique as introduced in [16, 17] may solve the PVT issue. Moreover, the voltage variation in the DCO can be reduced by the supply noise cancellation technique [18, 19]. This shows that the ADPLL design is robust.

Some research works on the fast-locking techniques have been reported. The authors in [17] improved the locking process in their proposed ADPLL system by improving the Oscillation Tuning Word (OTW) using the estimation and preset technique and the frequency search is utilizing one by one step. In [12, 13, 20] the frequency search is defined by a binary search scheme. Both techniques are reliable to be implemented in future design but in terms of the fast-locking performance, the binary search scheme is preferred. In this paper, the digital phase and frequency detector designs are presented in the first part. In the second part, the PW for the DCO operation will be investigated and discussed.

#### II. ADPLL ARCHITECTURE

The ADPLL architecture is constructed with a Digital Phase-Frequency Detector (DPFD), a Control Unit (CU), a DCO, and a divider at the loop feedback as can be seen in [21]. The DPFD is an important part of the ADPLL architecture which determines the difference and mismatch of the phase and frequency of two input signals, namely the frequency reference signal and the divided DCO output frequency signal. The DPFD has been redesigned and restructured by many researchers [12, 22-25] to achieve fast detection and acquisition performance in ADPLL. The Time-to-Digital Converter (TDC) is a famous design architecture for developing a DPFD. It has good measurement capabilities for the time difference between the edge of the two input signals [26] and it also performs well in terms of resolution [27]. Reviews have been conducted in [28] about the phase-frequency detector in various ADPLL design topologies. In [24], the use of a bang-bang PFD in ADPLL is quite attractive due to the better phase locking-in time, good jitter performance, and small area as compared to the use of the full-ranged TDC. In addition, the calibrating process is needed in the ADPLL design [24] to minimize the quantization noise if the TDC is used in the design. In this paper, the Phase Detector (PD) and Frequency Detector (FD) as DPFD and frequency searching by using a bisection scheme are proposed to achieve fast locking detection in ADPLL.

## III. CIRCUIT IMPLEMENTATION

#### A. Proposed Phase Detector Design

In this part, a new design of a PFD is proposed, which combines the phase and the frequency block to accomplish fast acquisition performance, as shown in Figure 2. This is an extension work from [21], but major improvements have been made. The proposed design comprises two main parts: the PD and the FD. The output of this PFD will be converted into digital form.



Fig. 2. The proposed DPFD design.





Fig. 4. The logic diagram to overcome a dead zone in PD.

The PD design in this work is adapted from [21], consisting of two D-flip-flops and a NAND gate at the feedback. This configuration design is chosen due to the dead zone problem, and it is quite a famous design in phase error detection between the reference signal clock and the divided DCO signal clock. Based on Figure 3, the PD block detects two input signals: the reference frequency clock (freq\_ref) and the divided DCO frequency clock (freq\_div). The PD block generates the output signals that are called up sig and dn sig. In the initial state, both up sig and dn sig pulses are zero until either the positive edge of freq\_ref or freq\_div is received. The output of up\_sig will be triggered if the PD detects the positive edge of freq\_ref is leading the freq\_div. On the other hand, the production of dn sig will be triggered if the PD detects the opposite operation. The logic diagram in Figure 4 is the extension circuit of the proposed PD design. This circuit is added to eliminate the dead zone pulses that produced from the logic diagram in Figure 3. The purpose of the added circuit is to produce a stable output for the controller block in the next work. This circuit also generates output signals namely up trig and dn trig.

## B. Modified Frequency Detector Design

The other part of the proposed PFD block is the FD. The FD in this work is an improved design based on the previous work of [21] as illustrated in Figure 5. It receives the signal of up trig and dn trig from the previous PD block that synchronizes with the reference frequency clock and produces two exclusive outputs of "slow" and "fast" signals. The proposed FD is constructed utilizing the frequency comparison technique as described in [10], whereby a comparator is employed to compare two generated signals and produced two output signals. Figure 6 depicts the proposed design's flowchart for the frequency acquisition step. It is aimed to lock the DCO target frequency to the reference frequency clock by ignoring the phase recognition. As soon as the system starts, all variables are set to zero and the counters are assigned for the reference clock, the up\_trig, and the dn\_trig. After that, the inputs reference clock, up\_trig, and dn\_trig go through a counting process. At the  $14^{th}$  cycle of the reference clock, the signal of the "complete clock" will be activated, allowing the system to do comparisons between the up\_trig and the dn\_trig. In this comparison process, the system will be checking the output counter for both up\_trig and dn\_trig. If the system detects the counting of up\_trig is more than dn\_trig, the "fast" signal will be activated, wjile if the opposite operation is detected, the "slow" signal will be triggered.



Fig. 5. The proposed FD design block diagram.



Fig. 6. FD design flowchart.

Therefore, three counters (Ctr1, Ctr2, Ctr3) are employed to count the frequency cycles of the three input signals to execute the frequency acquisition step. Ctr1 is used to track the reference frequency clock, while the other two counters (Ctr2 and Ctr3) are used to count up\_trig and dn\_trig pulses. Additionally, the proposed FD includes an n-bit comparator, which compares the output of the two counters from up\_trig and dn\_trig and as a result, generates the "fast" and "slow" signals. In further development, the DCO will be operated via two of these output signals. The definition of "fast" and "slow" correspond to the accelerating and the decelerating of the operation frequency at the DCO, respectively.

### C. Control Unit

A CU is another approach to filter the bit control in the ADPLL instead of using the Digital Loop Filter (DLF). There are many considerations in designing the DLF to achieve fast locking performance, such as by considering a proper loop gain selection for the gain controller [25], a dynamic filter bandwidth adjustment [29, 30], a voltage buffer amplifier, etc. and these make the design complex and unstable. Hence, to

overcome these problems, a CU design is chosen because of the advantages of a simpler and a more stable design as compared to the DLF. A CU is a module that can change the PW of the DCO adjustment operation frequency to achieve fast locking performance. There are two methods to lock the PLL, first, the locking time approach in digital PLL, as shown in Figure 7, introduces gradual frequency changes until the target frequency is reached. This search type is a simple search scheme, but it takes a long time to lock the phase and frequency of the ADPLL. The second approach is by using a binary search scheme. It is a fast-searching algorithm, where the frequency changing process depends on certain rules or conditions and is quite popular and used in many research works. Many binary scheme approaches have been reported, but the method in [31] is more attractive for the PW value calculation because of the successful lock-in time reduction of 80-90% in the design. The design searches the target frequency by using the bisection scheme in the PW calculation. The frequency changing process is shown in Figure 8. The binary search performs faster-locking time process in ADPLL as compared to the linear frequency search.

In this work, the PW calculation is adjusted using the bisection scheme which is an iteration process that determines the estimated roots from a given range of values [32]. To realize the operation of the bisection scheme, the maximum and the minimum frequency determination should be initialized. According to Figure 8, it is assumed that the frequency control has 21 words, including the word 0. If the target frequency is increased, the PW would be increased by half and vice versa. The equation of the bisection scheme can be written as follows:

When the target frequency increases:

$$f_{dco}^{n+1} = f_{min} + \frac{f_{max} - f_{min}}{2} \quad (1)$$

where  $f_{min} = f_{dco}^n$ .

When the target frequency decreases:

$$f_{dco}^{n+1} = f_{max} + \frac{f_{max} - f_{min}}{2} \quad (2)$$

where  $f_{max} = f_{dco}^n$ .

In (1)-(2),  $f_{dco}^{n+1}$  is the frequency control word for the next state, and  $f_{dco}^{n}$  is the frequency control word for the current state.

The increase or the decrease in target frequency is a rule condition of the system that is produced by our digital PFD. Moreover, the increase in target frequency represents the "fast" signal that is triggered in the FD, while the decrease in target frequency represents the "slow" signal that is produced by the FD. However, to program the equation as in (1) and (2) into our ADPLL system by using the Verilog HDL code is very tricky due to the division operator. Thus, the equations are reformed as follows:

When the "fast" signal is triggered:

$$PresetWord_{n+1} = PresetWord_n + PWspan \quad (3)$$

When the "slow" signal is triggered:

$$PresetWord_{n+1} = PresetWord_n - PWspan \quad (4)$$

where  $PresetWord_{n+1}$  is the frequency control word for the next state, and  $PresetWord_n$  is the frequency control word for the current state.

# IV. SIMULATION RESULTS AND ANALYSIS

The simulations in this paper are conducted using the Verilog HDL code and they are divided in three parts: the PD simulations, the FD simulations, and the PW calculations simulations.

## A. PD Simulations

The PD simulations are conducted in two operations: A) Freq\_ref is faster than Freq\_div, and B) Freq\_ref is slower than Freq\_div. The simulation setup for A and B are set as follows:

- A: Reference frequency = 40MHz, assumed DCO divided frequency = 35.7MHz.
- B: Reference frequency = 40MHz, assumed DCO divided frequency = 43.48MHz.

Figure 9 shows the timing diagram of the PD block in this work. The circuit in Figure 4 is added to the PD block to minimize the dead zone problem to produce a stable system indicated as 1 in Figure 10. The new output signals of the PD are produced and named up\_trig and dn\_trig. After the circuit in Figure 5 is added to the PD design, the dead zone signal is removed from the system indicated as 2 in Figure 9.



Fig. 9. Simulation result of the circuit in Figure 4 added into the PD.

Figures 10 and 11 show the simulation results for the two setups. The results show that the up\_trig signal goes up when the freq\_ref signal is faster than the freq\_div and the dn\_trig signal goes up when the freq\_div is faster than the freq\_ref. Both up\_trig and dn\_trig signals are presented as pulse signals. The pulse width  $(w_{pulse})$  for the up\_trig and dn\_trig signals represent the phase differences or phase error  $(\emptyset_{error})$  between the freq\_ref and the freq\_div. The relationship between the pulse width for up\_trig and dn\_trig is directly proportional to the phase error as shown in (5), where the smaller the pulse width of up\_trig and dn\_trig, the smaller the phase error between the freq\_ref and the freq\_div.

# $w_{pulse} \propto \emptyset_{error}$ (5)

The second stage output for both results is presented as up\_trig and dn\_trig. The results clearly show that the strike pulse at the first stage output has no longer appears at the second stage output. Therefore, the proposed PD in this work achieved a stable signal for the frequency detection.



Fig. 10. The simulation result for freq\_ref is faster than freq\_div.



Fig. 11. The simulation result for freq\_div is faster than freq\_ref.

#### **B.** FD Simulations

The FD simulations are conducted in two operations. The first operation is set up for when freq\_ref is faster than freq\_div and the second operation is set up for when freq div is faster than freq ref. For this part, the FD design is integrated with the PD design by using the Verilog HDL code. The RTL view of the circuit is shown in Figure 12. The simulation frequencies setup is the same as in the previous part. Figure 13 shows the simulation result for freq ref faster than freq div while the simulation result in Figure 14 shows the situation when freq ref is slower than freq div. It should be noted that the system for this part will compare the frequency of the freq ref and freq div without taking into account the phase alignment but only taking into account the pulses of the output signal frequency. The output pulses will be counted and the system will compare which counter will produce the highest value. In Figure 13, the system detects that the frequency of up\_trig pulses is higher than dn trig pulses through the output counter. According to the flowchart in Figure 6, when the up trig pulses produce the higher one, the system will send the "fast" signal to the DCO. Thus, the "fast" signal is triggered in Figure 13 after the signal of counting freq\_ref is completed, while in Figure 14, the opposite operation is detected and the dn trig count pulses are higher than the up\_trig-count pulses. In this situation, the "slow" instruction will be sent to the DCO. Based on the FD simulation results, the fast detection performance is achieved because of the FD system can complete at thirteenth cycles of the freq ref.



Fig. 12. The RTL view for PD and FD design architecture in Verilog HDL.



Fig. 13. The simulation result for FD design when up\_trig pulses are higher than dn\_trig pulses.



Fig. 14. The simulation result for FD design when dn\_trig pulses are higher than up\_trig pulses.

Input									Output								
1	2	3	4	5	6	7	8	9	PW1	PW2	PW3	PW4	PW5	PW6	PW7	PW8	Final_PW
0	0	0	0	1	1	1	0	1	159	239	279	299	289	284	281	282	281
0	0	0	1	1	1	0	0	0	159	239	279	259	249	244	246	247	248
0	1	1	1	0	1	1	1	1	159	79	39	19	29	24	21	20	19



Fig. 15. System testing for input 000 011 101.



Fig. 16. System testing for input 000 111 000.

Ishak et al.: A Fast Digital Phase Frequency Detector with Preset Word Frequency Searching in ...



Fig. 17. System testing for input 011 101 111.

# C. Simulations of the PW Calculations

In this work, the module of PW calculations is presented using the Verilog HDL coding. The system receives the signal from the PFD block, which is a "slow" or "fast" signal. Nevertheless, in the testing platform, the "slow" and "fast" signals are represented as a binary form of 0 and 1 respectively. The manual calculation of the PW for the proposed system is presented in Table I. Only 3 tests are shown in this section to prove that the proposed system produces the same output as the theoretical values. Nine detections of input are developed in the system. When the system detects the binary 0, the PW is increased and when the binary 1 is detected, the PW is decreased. There are also 9 PW outputs presented and the 9<sup>th</sup> detection is the last detection, which produced the final PW for the DCO operation. Figures 15 - 17 show the simulation results for the testing input of 000 011 101, 000 111 000, and 011 101 111 respectively. Based on the PW shown at the bottom list for each Figure, the values are matched with the manual calculation as in Table I. Thus, the proposed design shows that the PW searching is achieved very fast and only takes 9 cycles to calculate the desired value. Based on the proposed design, the good results of the PD and the FD simulation and the PW searching are presented. In this work, the dead zone problem is considered in order to achieve the phase acquisition step and system stability.

The dead zone occurs when the PFD is unable to distinguish the phase mismatch of the positive or the negative edges of the two input signals and it may lock to the incorrect phase [33]. The incorrect phase-locked may degrade the phase noise performance. Thus, to achieve better phase acquisition performance, the proposed PD design architecture has successfully removed the dead zone pulses as presented in [34]. Furthermore, the proposed FD design has adopted the frequency acquisition step technique to achieve locking mechanism and system accuracy. Our proposed FD is able to count and compare the frequency pulses of each signal directly. Our design improved the PFD block of the work of [31] where their ADPLL did not consider the frequency acquisition step.

Next, the PW frequency searching in the proposed work is to achieve the target frequency and it is based on the binary search algorithm and the changing frequency step of the proposed PW is using a bisection scheme calculation. In our PW design, the large frequency step takes place in the early PW calculation, and it saves a lot of time to reach the target frequency which takes only 9 steps for 320 frequency control codes. Our frequency searching is simpler as compared to using the oscillator tuning word (OTW) algorithm in [16, 35].

## V. CONCLUSION

A digital PFD for the RFID-ADPLL architecture is proposed and designed in this paper with the Verilog HDL system. The design of the PFD is divided into two main parts, which are the phase-detection and frequency-detection to achieve the phase acquisition and the frequency acquisition respectively. The proposed PD module consists of two components of D-flip-flop and a NAND gate at the reset feedback. The outputs of the up\_trig and dn\_trig signals are well-produced by eliminating the dead zone signal and presented a stable output for the FD module. In addition, the FD module is designed by comparing the counting value of the up\_trig and the dn\_trig signals. As a result, the "fast" and "slow" signals are produced at the thirteenth cycle of freq\_ref and represent the increase and decrease of the operation of the future DCO respectively. Moreover, to search the target frequency for the DCO, a binary search scheme is used to calculate the PW for controlling the DCO operation in the future. The manual calculation of the PW has also been tabulated for the theoretical comparison. The comparison shows that the PW calculation in simulations is matched with the theoretical values and finished the calculation at the nineth cycle detection of freq\_ref. Based on the results of the DPFD and the PW searching, fast detection performance is achieved in this work. In future research work, the control code output generated from the proposed digital PFD and the PW searching will be connected to the DCO block

## ACKNOWLEDGMENT

This work is funded by the Malaysian Ministry of Education under the grant FRGS/1/2018/TK04/UKM/02/1.

#### REFERENCES

 G. Maniam, J. Sampe, R. Jaafar, and M. Ibrahim, "Smart Monitoring System for Chronic Kidney Disease Patients based on Fuzzy Logic and IoT," *International Journal of Advanced Computer Science and* Applications, vol. 13, no. 2, pp. 324–333, Jan. 2022, https://doi.org/ 10.14569/IJACSA.2022.0130238.

- [2] N. H. Mohd Yunus, J. Sampe, J. Yunas, A. Pawi, and Z. A. Rhazali, "MEMS based antenna of energy harvester for wireless sensor node," *Microsystem Technologies*, vol. 26, no. 9, pp. 2785–2792, Sep. 2020, https://doi.org/10.1007/s00542-020-04842-5.
- [3] N. H. Mohd Yunus, J. Yunas, A. Pawi, Z. A. Rhazali, and J. Sampe, "Investigation of Micromachined Antenna Substrates Operating at 5 GHz for RF Energy Harvesting Applications," *Micromachines*, vol. 10, no. 2, Feb. 2019, Art. no. 146, https://doi.org/10.3390/mi10020146.
- [4] K. Mekki, O. Necibi, C. Boussetta, and A. Gharsallah, "Miniaturization of Circularly Polarized Patch Antenna for RFID Reader Applications," *Engineering, Technology & Applied Science Research*, vol. 10, no. 3, pp. 5655–5659, Jun. 2020, https://doi.org/10.48084/etasr.3445.
- [5] T. N. T. Mohamad, J. Sampe, and D. D. Berhanuddin, "Architecture of Micro Energy Harvesting Using Hybrid Input of RF, Thermal and Vibration for Semi-Active RFID Tag," *Engineering Journal*, vol. 21, no. 2, pp. 183–197, Mar. 2017, https://doi.org/10.4186/ej.2017.21.2.183.
- [6] C. Bredendiek *et al.*, "A 61-GHz SiGe Transceiver Frontend for Energy and Data Transmission of Passive RFID Single-Chip Tags With Integrated Antennas," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 9, pp. 2441–2453, Sep. 2018, https://doi.org/10.1109/JSSC.2018. 2843348.
- [7] M. Faseehuddin, M. A. Albrni, J. Sampe, and S. H. M. Ali, "Novel VDBA based universal filter topologies with minimum passive components:," *Journal of Engineering Research*, vol. 9, no. 3B, pp. 110– 130, Sep. 2021, https://doi.org/10.36909/jer.v9i3B.8781.
- [8] E. Ali, D. Narwani, A. M. Bughio, N. Nizamani, S. H. Siyal, and A. R. Khatri, "Analyzing the Impact of Loop Parameter Variations on the Transient Response of Second Order Voltage-Switched CP-PLL," *Engineering, Technology & Applied Science Research*, vol. 11, no. 1, pp. 6687–6690, Feb. 2021, https://doi.org/10.48084/etasr.3969.
- [9] J. Sampe, M. Faseehuddin, and S. H. M. Ali, "Design of ultra-low voltage CCII utilizing level shifting technique and a dual mode multifunction universal filter as an application," *Journal of Engineering Research*, vol. 6, no. 2, pp. 155–175, Sep. 2018.
- [10] J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors," *IEEE Journal of Solid-State Circuits*, vol. 30, no. 4, pp. 412–422, Apr. 1995, https://doi.org/10.1109/4.375961.
- [11] J. Bae, S. Radhapuram, I. Jo, T. Kihara, and T. Matsuoka, "A low-voltage design of controller-based ADPLL for implantable biomedical devices," in *IEEE Biomedical Circuits and Systems Conference*, Atlanta, GA, USA, Oct. 2015, pp. 1–4, https://doi.org/10.1109/BioCAS.2015. 7348405.
- [12] M.-L. Lin, S.-C. Huang, and J.-C. Liu, "Digital-only PLL with adaptive search step," *International Journal of Electronics*, vol. 101, no. 6, pp. 865–876, Jun. 2014, https://doi.org/10.1080/00207217.2014.896036.
- [13] H.-J. Hsu and S.-Y. Huang, "A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 1, pp. 165–170, Jan. 2011, https://doi.org/10.1109/TVLSI.2009. 2030410.
- [14] M. Kumm, H. Klingbeil, and P. Zipf, "An FPGA-Based Linear All-Digital Phase-Locked Loop," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 9, pp. 2487–2497, Sep. 2010, https://doi.org/10.1109/TCSI.2010.2046237.
- [15] W. Liu, W. (R.) Li, P. Ren, C. L. Lin, S. Zhang, and Y. Wang, "An 11bit and 39 ps resolution time-to-digital converter for ADPLL in digital television," *International Journal of Electronics*, vol. 97, no. 4, pp. 381– 388, Apr. 2010, https://doi.org/10.1080/00207210903325237.
- [16] K. Okuno, S. Izumi, K. Masaki, H. Kawaguchi, and M. Yoshimoto, "A Fast Settling All Digital PLL Using Temperature Compensated Oscillator Tuning Word Estimation Algorithm," *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, vol. E98.A, no. 12, pp. 2592–2599, 2015, https://doi.org/10.1587 /transfun.E98.A.2592.

- [17] G. Yu, Y. Wang, H. Yang, and H. Wang, "Fast-locking all-digital phaselocked loop with digitally controlled oscillator tuning word estimating and presetting," *IET Circuits, Devices & amp; Systems*, vol. 4, no. 3, pp. 207–217, May 2010, https://doi.org/10.1049/iet-cds.2009.0173.
- [18] A. Elshazly, R. Inti, W. Yin, B. Young, and P. K. Hanumolu, "A 0.4-to-3GHz digital PLL with supply-noise cancellation using deterministic background calibration," in *IEEE International Solid-State Circuits Conference*, San Francisco, CA, USA, Feb. 2011, pp. 92–94, https://doi.org/10.1109/ISSCC.2011.5746233.
- [19] J. Liu et al., "15.2 A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walkingone-phase-selection fractional frequency divider," in *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, San Francisco, CA, USA, Feb. 2014, pp. 268–269, https://doi.org/10.1109/ ISSCC.2014.6757429.
- [20] C.-C. Chung and C.-Y. Ko, "A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 10, pp. 2300–2311, Jul. 2011, https://doi.org/10.1109/JSSC.2011.2160789.
- [21] S. N. Ishak, J. Sampe, F. H. Hashim, and M. Faseehuddin, "Digital Phase-Frequency Detector in All-Digital PLL-based Local Oscillator for Radio Frequency Identification System Transceiver," in 18th International Colloquium on Signal Processing & Applications, Selangor, Malaysia, Dec. 2022, pp. 231–236, https://doi.org/10.1109/ CSPA55076.2022.9781829.
- [22] I.-C. Hwang, S.-H. Song, and S.-W. Kim, "A digitally controlled phaselocked loop with a digital phase-frequency detector for fast acquisition," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 10, pp. 1574–1581, Jul. 2001, https://doi.org/10.1109/4.953487.
- [23] C.-C. Chung, W.-S. Su, and C.-K. Lo, "A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 1, pp. 408–412, Jan. 2016, https://doi.org/10.1109/TVLSI.2015. 2407370.
- [24] J. K. Sahani, A. Singh, and A. Agarwal, "A fast locking and low jitter hybrid ADPLL architecture with bang bang PFD and PVT calibrated flash TDC," AEU - International Journal of Electronics and Communications, vol. 124, Sep. 2020, Art. no. 153344, https://doi.org/ 10.1016/j.aeue.2020.153344.
- [25] W.-B. Yang, H.-H. Wang, H.-I. Chang, and Y.-L. Lo, "A fast-locking all-digital PLL with dynamic loop gain control and phase self-alignment mechanism for sub-GHz IoT applications," *Japanese Journal of Applied Physics*, vol. 59, no. SG, Nov. 2020, Art. no. SGGL08, https://doi.org/ 10.35848/1347-4065/ab7276.
- [26] B. Zhao and D. L. Yan, "A low-power digital design of all digital PLL for 2.4G wireless communication applications," in *International Symposium on Integrated Circuits*, Singapore, Singapore, Dec. 2016, pp. 1–4, https://doi.org/10.1109/ISICIR.2016.7829674.
- [27] L. Ferreira, M. Moreira, B. Souza, S. Ferreira, F. Baumgratz, and S. Bampi, "Review on the Evolution of Low-power and Highly-linear Time-to-Digital Converters TDC," in *11th Latin American Symposium on Circuits & Systems*, San Jose, Costa Rica, Feb. 2020, pp. 1–4, https://doi.org/10.1109/LASCAS45839.2020.9068950.
- [28] S. N. Ishak, J. Sampe, Z. Yusoff, and M. Faseehuddin, "All-Digital Phase Locked Loop (ADPLL) Topologies For RFID System Application: A Review," *Jurnal Teknologi (Sciences and Engineering)*, vol. 84, no. 1, pp. 219–230, 2021, https://doi.org/10.11113/ jurnalteknologi.v84.17123.
- [29] J.-M. Lin and C.-Y. Yang, "A Fast-Locking All-Digital Phase-Locked Loop With Dynamic Loop Bandwidth Adjustment," *IEEE Transactions* on Circuits and Systems I: Regular Papers, vol. 62, no. 10, pp. 2411– 2422, Jul. 2015, https://doi.org/10.1109/TCSI.2015.2477575.
- [30] H. E. Taheri, "A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop," *Engineering, Technology & Applied Science Research*, vol. 7, no. 2, pp. 1473–1477, Apr. 2017, https://doi.org/10.48084/ etasr.1099.
- [31] X. Deng, H. Li, and M. Zhu, "A Novel Fast-Locking ADPLL Based on Bisection Method," *Electronics*, vol. 10, no. 12, Jan. 2021, Art. no. 1382, https://doi.org/10.3390/electronics10121382.

- [32] A. Ersöz and M. Kurban, "Bisection Method and Algorithm for Solving the Electrical Circuits," presented at the 2nd International Eurasian Conference on Mathematical Sciences and Applications, Sarajevo, Bosnia-Herzegovina, Aug. 2013.
- [33] T. Azadmousavi, M. Azadbakht, E. Najafi Aghdam, and J. Frounchi, "A novel zero dead zone PFD and efficient CP for PLL applications," *Analog Integrated Circuits and Signal Processing*, vol. 95, no. 1, pp. 83–91, Apr. 2018, https://doi.org/10.1007/s10470-018-1118-4.
- [34] P. Muppala, S. Ren, and G. Y.-H. Lee, "esign of high-frequency widerange all digital phase locked loop in 90 nm CMOS," *Analog Integrated Circuits and Signal Processing*, vol. 75, no. 1, pp. 133–145, Apr. 2013, https://doi.org/10.1007/s10470-013-0043-9.
- [35] G. Yu, Y. Wang, H. Yang, and H. Wang, "A fast-locking all-digital phase-locked loop with a novel counter-based mode switching controller," in *IEEE Region 10 Conference*, Singapore, Singapore, Jan. 2009, pp. 1–5, https://doi.org/10.1109/TENCON.2009.5396168.