Innovative Fault Detection for AES in Embedded Systems: Advancing Resilient and Sustainable Digital Security
Received: 6 December 2024 | Revised: 27 December 2024 | Accepted: 12 January 2025 | Online: 3 April 2025
Corresponding author: Hassen Mestiri
Abstract
The AES algorithm is commonly used in embedded systems for security purposes, but its robustness can be compromised by natural and malicious faults, leading to potential information leakage. Various fault detection schemes have been proposed to protect it against differential fault analysis attacks. These schemes aim to detect and mitigate any potential vulnerabilities in the AES algorithm, ensuring system security. The implementation of fault detection schemes aligns with Sustainable Development Goal (SDG) 9, which focuses on building resilient infrastructure and promoting inclusive and sustainable industrialization. Enhancing the security of embedded systems through these measures contributes to creating a more secure and sustainable digital environment for all. This study introduces a new fault-parity detection scheme that involves comparing the correct parity of the rounded output with the predicted parity based on AES processing steps. The strengths and weaknesses of this scheme in defending against fault attacks are also discussed. The experimental results demonstrate that the proposed fault detection scheme achieves an impressive fault coverage of 99.999%. Implemented on the Xilinx Virtex-5 FPGA, the scheme was compared to existing methods in terms of fault coverage, area overhead, frequency degradation, and throughput. These results highlight the ability of the proposed scheme to strike a balance between implementation cost and AES security.
Keywords:
security, cryptography, fault attacks, encryption algorithm, secure communicationDownloads
References
H. Mestiri, I. Barraj, A. Alsir Mohamed, and M. Machhout, "An Efficient AES 32-Bit Architecture Resistant to Fault Attacks," Computers, Materials & Continua, vol. 70, no. 2, pp. 3667–3683, 2022.
T. M. Kumar, K. S. Reddy, S. Rinaldi, B. D. Parameshachari, and K. Arunachalam, "A Low Area High Speed FPGA Implementation of AES Architecture for Cryptography Application," Electronics, vol. 10, no. 16, Jan. 2021, Art. no. 2023.
S. S. S. Priya, P. Karthigaikumar, and N. R. Teja, "FPGA implementation of AES algorithm for high speed applications," Analog Integrated Circuits and Signal Processing, vol. 112, no. 1, pp. 115–125, Jul. 2022.
J. Breier and X. Hou, "How Practical Are Fault Injection Attacks, Really?," IEEE Access, vol. 10, pp. 113122–113130, 2022.
NCC Group, "An Introduction to Fault Injection (Part 1/3)," NCC Group, Jul. 07, 2021. https://www.nccgroup.com/sg/research-blog/an-introduction-to-fault-injection-part-13.
M. R. Muttaki, M. H. Rahman, A. Kulkarni, M. Tehranipoor, and F. Farahmandi, "FTC: A Universal Framework for Fault-Injection Attack Detection and Prevention," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 32, no. 7, pp. 1311–1324, Jul. 2024.
A. Gangolli, Q. H. Mahmoud, and A. Azim, "A Systematic Review of Fault Injection Attacks on IoT Systems," Electronics, vol. 11, no. 13, Jan. 2022, Art. no. 2023.
S. Maiti and D. R. Chowdhury, "Design of fault-resilient S-boxes for AES-like block ciphers," Cryptography and Communications, vol. 13, no. 1, pp. 71–100, Jan. 2021.
M. Bedoui, H. Mestiri, B. Bouallegue, B. Hamdi, and M. Machhout, "An improvement of both security and reliability for AES implementations," Journal of King Saud University - Computer and Information Sciences, vol. 34, no. 10, pp. 9844–9851, Nov. 2022.
S. Sheikhpour, S. B. Ko, and A. Mahani, "A low cost fault-attack resilient AES for IoT applications," Microelectronics Reliability, vol. 123, Aug. 2021, Art. no. 114202.
S. Sheikhpour, A. Mahani, and N. Bagheri, "Practical fault resilient hardware implementations of AES," IET Circuits, Devices & Systems, vol. 13, no. 5, pp. 596–606, 2019.
F. E. Potestad-Ordóñez, E. Tena-Sánchez, A. J. Acosta-Jiménez, C. J. Jiménez-Fernández, and R. Chaves, "Hardware Countermeasures Benchmarking against Fault Attacks," Applied Sciences, vol. 12, no. 5, Jan. 2022, Art. no. 2443.
Downloads
How to Cite
License
Copyright (c) 2025 Hassen Mestiri, Imen Barraj, Mohsen Machhout
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:
- Authors retain the copyright and grant the journal the right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) after its publication in ETASR with an acknowledgement of its initial publication in this journal.
