Deepika, P.; Shylashree, N. Design of an Array Multiplier for Computation in Memory Architecture. Eng. Technol. Appl. Sci. Res. 2025, 15, 27285-27292.