Praveena, N.; Shylashree, N. Low Power High Speed Finfet Dram Cell and 4x4 Array Design Using the Sleep Transistor Technique. Eng. Technol. Appl. Sci. Res. 2026, 16, 32955-32961.