P. Deepika and N. Shylashree, “Design of an Array Multiplier for Computation in Memory Architecture”, Eng. Technol. Appl. Sci. Res., vol. 15, no. 5, pp. 27285–27292, Oct. 2025.