Deepika, P., and N. Shylashree. “Design of an Array Multiplier for Computation in Memory Architecture”. Engineering, Technology & Applied Science Research 15, no. 5 (October 6, 2025): 27285–27292. Accessed May 18, 2026. https://mail.etasr.com/index.php/ETASR/article/view/11806.