Praveena, N., and N. Shylashree. “Low Power High Speed Finfet Dram Cell and 4x4 Array Design Using the Sleep Transistor Technique”. Engineering, Technology & Applied Science Research 16, no. 2 (April 4, 2026): 32955–32961. Accessed April 17, 2026. https://mail.etasr.com/index.php/ETASR/article/view/15183.